Attorney Docket No. MP1493-151668 Customer No. 0065589

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application for:

Examiner: Freshteh N. Aghdani

Daniel Yellin, et al.

Art Unit: 2611

Application No.: 10/734,117

Confirmation No.: 4852

Filed: December 15, 2003

For: A FILTER FOR A MODULATOR AND METHODS THEREOF

Mail Stop AF Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Revised Declaration of Inventors Pursuant to 37 C.F.R. § 1.131

Sir

We, Daniel Yellin and Kobby Pick, hereby declare that:

- We are both citizens of Israel which, as we were informed by our patent counsel, is a WTO member country. At the time of conceiving and reducing to practice the above identified invention, we were residing in Israel.
- We are the named inventors of the subject matter of the above-captioned application, as originally declared in the combined declaration and power of attorney.
- We were both employed by Intel Corporation of Santa Clara, California, the original assignee, during the time the invention was conceived and the patent application was filed.
- 4. To the best of our recollection, and as refreshed by attached **Exhibit A** and **Exhibit B**, the subject invention was conceived on or prior to March 11, 2003.

Exhibit A is a copy of an e-mail dated March 11, 2003, which we sent to our supervisor in Intel to which we attached an "Intel Invention Disclosure Form," which is dated January 1, 2003. **Exhibit B** is a copy of the Intel Invention Disclosure Form that was attached to **Exhibit A**.

- 6. As may be seen in Exhibit A, we requested our supervisor, Doron Ralnish, to approve and forward our patent disclosure. To the best of our recollection, our patent disclosure was indeed approved by Mr. Rainish and forwarded to Intel's patent committee as requested, and it was ultimately approved by Intel's patent committee for filing as a patent application.
- 7. We additionally declare that we worked diligently with our colleagues in Intel and with our outside patent counsel during the period between March 11, 2003, when we sent our e-mail that is shown in **Exhibit A**, and the filing date of the above-captioned application on December 15, 2003, to constructively reduce our invention to practice.

We further declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the above-identified patent application or any patent issued thereon.

Executed by and on the date(s) as set forth below:

Ву:

Date: 1/4 93 3008

Daniel Yellin

ву: 1941 194

Date: 10 3 3 200 V

Kobby Pick

Exhibit A

Michael Faibisch

From: YELLIN, DANIEL

Sent: Tuesday, March 11, 2003 10:56 AM To:

Rainish, Doron Cc: Pick, Kobby

Subject: FW: Patent Disclosure

Importance: High

Attachments: Apparatus and Method to Design Digital Pre-Filter for SD Fractional-N Modulator -

Disclosure.ZIP

Doron this is the frac-n patent disclosure see below they want you to forward it. So please approve and follow their guidelines. Thanks, Danny,



Apparatus and Method to Design ...

----Original Message

Boulden, Janice From: Sent: Tuesday, March 11, 2003 12:03 AM

To: Pick, Kobby Cc:

YELLIN, DANIEL Subjects RE: Patent Disclosure

ALL disclosures must be approved by your manager (must be someone not named as an inventor on the disclosure form). Your manager should forward their approval and the invention disclosure form to the Invention Disclosure Submission email account (one time only). Do Not "CC" the Invention Disclosure Submission account when sending the IDF to your manager for approval.

You will need to send this disclosure through your manager for approval.

JB

----Original Message----

From: Pick, Kobby

Sent: Monday, March 10, 2003 6:21 AM

To: Invention Disclosure Submission Co: YELLIN, DANIEL; Pick, Kobby

Subject: Patent Disclosure

Attached is a patent disclosure of Daniel Yellin and Kobby Pick. << File: Apparatus and Method to Design Digital Pre-Filter for SD Fractional-N Modulator - Disclosure.doc (Compressed) >>

Вус Қоббу Ріск

Exhibit B

INTEL INVENTION DISCLOSURE ATTORNEY-CLIENT PRIVILEGED COMMUNICATION

DATE: L January, 2003

Inventor: Yellin Last Name

Daniel First Name

It is important to provide accurate and detailed information on this form. The information will be used to evaluate your invention for possible filling as a patent application. When completed and signed, please return this form to the Legal Department at IFF-147. It yes have any questions, please call 264-0444.

	Phone 972-3-9207187	M/S:	Fax # 972-3-9207	500	
	Citizenship: Israeli	WWID: 10787418	Contractor: Y	ES NO V	
	miventor E-ivian Address: Daniel, Yellin@:	ntel.com		NU_X	
	Tronic reduces. 71 Pictzer Sirect				
	City Kaanana	_ StateZip	Country less	rl .	
	Cer bor see Privet Group (e.g. IVRC, NCf	GCEG) WCCG	Division PCG	Code attacket and	
			Phone 972-3-9	207229 M/S	
	Inventor: Pick Kobby Last Name First Name			100.	
	THORE 912-3-9201391	_ M/S:	Far # 072 2 02075	:00	
	Citizenship: Ismeli	WWID: 10787290	Contracts N		
	Inventor E-Mail Address: Kobby Pick@int	el.com	Contractor: YES NO X		
	TIOTHE FIGURES. 4372 EUREX FIREIR SHEET				
	City Modiin	State Zin 7170	O Country Is-		
	Conhorate reset Group (e.g. IARC, NCC	CEG) WCCG	Division PCG	0	
	Supervisor* Daniel Yellin	WWID 10787418	Phone 972.3 or	Subdivision	
				NU3:	
2.	(PROVIDE SAME INFORM	MATION AS ABOVE		ONAL INVENTOR)	
-				2dulator.	
	What technology/product/process (code no 3-Point, Millercreek, Ahwatukee.	ime) does it relate to (be sp	ecific if you can):		
4.	Include several key words to describe the techs Converter, Fractional-N PLL	alaman da to a	addition to # 3 above: Polar		
i.	Stage of development (i.e. % complete, sir	nulations done, test chips i			
ó,	(a) Has a description of your invention be	en, or will it shortly be, pu	blished outside Intel:		
	NO: X YES:	If YES, was the manuscri	of submitted for non-nublication	a sparoual?	
	IDENTIFY THE PUBLICATION AND	THE DATE PUBLISHED:_		a appiovais	
	(b) Has your invention been used/sold or	planned to be used/sold b	Intel or others?		
	NO: YES: X	DATE WAS OR WILL B	E SOLD: According to 3-Po	int, Millerereck, Ahwatukee schedules	

(c)	Does this invention relate to technology that is or will be covered by a SIG (special interest group)/standard/ or specification?
	NO: X YES: Name of SIG/Standard/Specification:
(d)	If the invention is embodied in a scralconductor device, actual or anticipated date of tapeout? According to 3-Point, Millercreek Ahwatukes schedules
(e)	If the invention is software, actual or unticipated date of any beta tests outside Intel
01	s the invention conceived or constructed in collaboration with anyone other than an Intel blue badge employee in performance of a project involving entities other than intel, e.g. government, other companies, universities contentia? No. 2. YES: Name of individual or catily:
ls t	his invention related to any other invention disclosure that you have recently submitted? If so, please give the title and

References

- [S1] M. H. Perrot and M. D. Trott, "A Modeling Approach for Σ-Δ Fractional-N Frequency Synthesizers Allowing Straightforward Noise Analysis", IEEE Journal of Solid-State Circuits, Vol. 37, pp. 1028-1038, August 2002.
- [S2] Patent 6,008,703: M.H. Perrott, "Digital Compensation for Wideband Modulation of Phase-Locked-Loop Frequency Synthesizer".

Background

Fractional N sigms delts modulation is gaining significant interest in the cellular industry as this is a very cost-effective architecture for the transmission path of digitally modulated signals. In fact, all future GSM/GRRS/DOG chipsets that we investigated employ whis technology (3 different vendors). The composents is to employ polar modulation, Let not separate the signal into its institutations amplitude and phase/frequency composents that the composents is to the classical 1 & Q composents), and modulate these components independently. While the amplitude path uses of the classical 1 in the FLL bandwidth must be quite small to allow reasonable operation, much smaller than the actual bandwidth of the Tx size in the fall. Landwidth must be quite small to allow reasonable operation, much smaller than the actual bandwidth of the Tx size in the state of the transmission of the size of the si

- Implementation complexity inverse filtering yields a high-order IIR which suffers from stability problems whereas with our
 approach we are able to suffice an FIR which is always stable! and often can be operated at much lower sampling rates and with
 fewer bits (i.e. smaller word length).
- Calibration mechanisms conventional practice requires calibration mechanisms in order to very accurately calibrate the PLL to
 the pre-defined pre-emphasis filters, whereas with our approach it is possible to avoid these calibration mechanisms and adjust the
 digital pre-filter to mutch the analog PLL (and not vise-versa). This is impossible to achieve with the conventional practice
 because of the need to guarantee stability of the IIR pre-filter (without calibration, some PLL's will simply not generate stable
 inverse filters.)
- FIR pre-filtering lends itself naturally into an adaptive mechanism that can be used to track voltage/tempretaure/aging, etc, variations of the PLL, and again simplify and improve the design.
- Rather than just invert the PLL's transfer function, with our approach it is possible to take the PLL impairments (e.g. phase noises) into account and design the pre-fifter (we may choose to design either an FIR or an III) under various optimization criteria (e.g. spectral cleanliness at the output) thus with our approach it is possible to better tolerathe different PLL impairments.

General Description

A general block diagram of the system is presented in Figure 1:




Figure 1: Fractional-N SD Modulator Block Diagram

As explained above, this patent application is about designing the pre-filter "C". In order that the instantaneous signal (w), be transferred to the VCO input (y) with minimal distortion, the overall response from w to y should be close to flat. In order to decide what is the optimal pre-filter to use, one often takes the following steps:

- 1. Build a linear model for the FLL of Figure 1 (e.g. according to [1]), and calculate the transfer function from x to y in Figure 1. Denote this transfer function by H{w}.
- 2. Design a pre-filter such that the overall response from w to y will be flat in the desired frequency range, and low pass in nature above those frequencies (the reason for the low-pass nature is for the purpose of attenuating the quantization noise generated by

The conventional practice is simply to choose

$$C(w) = H(w)^{-1}$$

which yields a complex IIR filter and often requires adding poles/zeros to C(w) to guarantee its low-pass nature above a certain frequency (there is no point to invert the PLL response in those region where there is no significant frequency component of the Tx signal) and/or to stabilize C(w) [S2]. Note that this inverse filtering is quite problematic, as H(w) is very narrow-band, hence its inverse is a filter with extremely large gain.

Batch (off-line) processing

- Our proposal for off-line processing composes of the following steps.
 - 1. Build a linear model for the PLL (c.g. according to [S1]).
 - 2. Add the various impairments, e.g. phase noises, of the different PLL components (Optional step).
 - 3. Decide on a topology for C (e.g. an FIR of order p, an IIR of orders (p,q), etc),
 - 4. Calculate C(w) to minimize a pre-defined cost-function so that the overall cost is minimized, i.e.

$$C(w) = ArgMin_{C(w)} \{Cost(W, Y)\}$$

In one embodiment, the cost could be the mean square error (MSE), i.e.

$$Cost(W, Y) = E\{|W(t) - Y(t)|^2\}$$

or a weighted MSE in the frequency domain (e.g. to give more weight to those frequencies where spectral cleanliness is more

$$Cost(W,Y) = E\left\{ \int_{0}^{\infty} P(w) |W(w) - Y(w)|^{2} dw \right\}$$

where P(w) is a user-defined, positive, weight function.

It should be noted that these particular costs can be easily minimized using equalization theory, as is detailed in the Appendix. In other embodiments, other cost functions may be utilized e.g. those that measure spectral cleanliness of the overall Tx signal. We note that for the particular MBE cost functions, Step 2 above is redundant when all impairments can be expressed as additive noise terms, as different choices of C(w) will not affect that total contribution of these additive impairments to the MSE or weighed MSE cost.

If the pre-filter is chosen to be an FIR, then it avoids all stability problems (that are encountered with an IIR implementation) that often also influence the fixed-point arithmetic involved (i.e. FIR often requires fewer bits).

Also, since we can easily re-calculate the FIR per any value of the PLL parameters (and its stability is guaranteed), it may avoid the neck of calibration mechanisms, while with the IRR approach it is common that people need to "hand-craft" an IIR to a specific setting. 22. - hence the FLL should be calibrated to that specific setting.

Adaptive (on-line) processing

There are numerous approaches that can be followed here, they all require some sort of feedback from the VCO input, output for further away 52, the antenna) to close the toop. Then, a variety of methods similar to adaptive equalization techniques could be employed. Below is one preferred embodiment. As can be seen, the VCO input and the




Figure 2: Adaptive Pre-Filtering approach - one embodiment

As can be seen, the input to the pre-emphasis filter is compared to the VCO input (after digitization), and accordingly the pre-filter is adapted. Thus, any impairments, offsets, drifts, etc of the analog portion of the PLL would drive the pre-filter values to that setting value that minimizes the pre-specified adaptive mechanism cost function (again an MSE cost could be one option). Hence postuly avoiding the need for complex analog measurement & calibration mechanisms, as any variations would be compensated for by the adaptive algorithm.

Appendix

Linear Model for the System

We will make the linear approximation to the system in the phase domain. The system include several elements that are non-linear:

1. Phase detector.

- 1. Phase detector.
- 2. Frequency divider.
- The phase detector could be approximated for small phase differences (when the loop is "locked"), simply by the phase difference
 between the reference signal and the divider output.
- The frequency divider linear model could be derived using the following steps:
 - The division x(t)/N(t) could be broken by the Taylor serious approximation into:
 - X(t)/(Nnominal+dN(t))=-x(t)/Nnominal(1-dN(t)) which replaces division by multiplication.
 - Further approximation could be made to achieve full linearization.

The result full linear model of Figure 1 is presented in the following figure:




Figure 3: Linearized PLL Block Diagram

The transfer function from x to y is: $\frac{Y(s)}{X(s)} = \frac{(K_{\nu}/N) \cdot H(s)/s}{1 + (K_{\nu}/N) \cdot H(s)/s}$

Equation 1

Pre-Filter Design

In order that no significant frequency and phase distortion will occur, the overall transfer function from w to y should be of 0 dB gain up to frequency fs, and linear phase in that range. In order for the above condition to happen, we need that transfer function from w to x up to fs to be.

$$\frac{X(s)}{W(s)} = \frac{1 + (K_V/N) \cdot H(s)/s}{(K_V/N) \cdot H(s)/s}, s = j \cdot 2 \cdot \pi \cdot f, f < f_0$$

Equation 2

If we implement is in a straightforward manner as the inverse IIR to Y(s)/X(s), we will run into the following problems:

- The inverse IIR forces adding zeros and poles in order to stabilize the pre-filter.
- The pre-filter frequency response at frequencies above f₀ should have low pass nature, and slaudd decline as fast as possible in
 order not to fince the Sigma Delta to be in saturation, and not to increase the quantization noise, as a result of that, additional
 poles or filter that will attenuate the frequencies above f₀.

- The order of the pre-filter could not be a design parameter, but should have a one to one relation to the order of the closed loop transfer function.
- Another aspect of the problem is that we want to reduce the sampling rate of the pre-filter as much as possible from current
 consumption aspects.

As a result from the above reasons we applied a FIR MMSE equalizer, that its fundamentals are taken from the communication theory. We will now derive the MMSE equalizer for the above problem. The system model is described is the following figure:




Figure 4: Equalizer Block Dlagram

Where:

w - the input signal.

w_hut - the restored input signal.

h - is the impulse response of STF(z)

STF(z) = Y(z)/X(z) as the Bi-Linear transform of Y(s)/X(s)

n_AWGN - is additive white Gaussian noise.

g - is the shaping filter of the noise.

c - the desired equalizer FIR filter.

Our aim is to find a FIR filter C, that will minimize the mean square error that is defined as: $e \equiv w(n) - \hat{w}(n)$

Equation 3

Where:

 $\hat{w}(n) = \overline{C}^H \cdot \overline{V}$

$$\begin{split} \overline{V} &= H \cdot \overline{W} + \overline{N} \\ &= \begin{bmatrix} h(M+L) & h(L) & h(-M+L) \\ h(M) & h(0) & h(-M) \\ h(M-L) & h(n-(L-1)) & h(-M-L) \end{bmatrix}_{(2LA1)a(2M+1)} \\ &= \begin{bmatrix} w(n-M) \\ w(n+M) \end{bmatrix}_{(2M+1)a(1)} \\ &= \begin{bmatrix} n(n+L) \\ n(n) \end{bmatrix} \end{split}$$

Equation 4

Where:

2xM+1 - is assumed to be the impulse response of STF(z) length.

2xL+1 - is assumed to be the equalizer length.

N - is the AWGN noise after passing it through filter g. g is selected to be a high pass filter with cutoff above fo, so that the equalizer response at high frequencies will be attenuated. We make the following assumptions:

1. From the no correlation between the error and the observations: $E\{e(n) \cdot \overline{V}^H\} = \overline{0}^H$.

2.
$$E\{w(n)\cdot n(n+k)^*\}=0 \ \forall k$$

3.
$$E\{w(n) \cdot w(n+k)^*\} = \begin{cases} \sigma_{w}^2, k = 0 \\ 0, k \neq 0 \end{cases}$$

4. $E\{n(n) \cdot n(n+k)^*\} = \begin{cases} \sigma_{n}^2, k = 0 \\ 0, k \neq 0 \end{cases}$

4.
$$E\{n(n) \cdot n(n+k)^*\} = \begin{cases} \sigma_n^2, k = 0 \\ 0, k \neq 0 \end{cases}$$

 $E\{w(n)\cdot \overline{V}^H\} = E\{\hat{w}(n)\cdot \overline{V}^H\}$

Equation 5

After substitution of Equation 4 into Equation 5 we get:
$$E[\phi(n), \nabla^n] = \overline{C}^n \cdot E[\overline{V}, \overline{V}^n] = \overline{C}^n \cdot E[(H \cdot \overline{V} + \overline{N}) \cdot (\overline{V}^n \cdot H^n + \overline{N}^n)] = \overline{C}^n \cdot [E[H \cdot \overline{V}, \overline{V}^n \cdot H^n] + E[\overline{N} \cdot \overline{N}^n]] = \overline{C}^n \cdot [H \cdot H^n \cdot \sigma_v^2 + G \cdot G^n \cdot \sigma_s^2]$$

$$\sigma_v^2 = E[w(n)]^2$$

$$\sigma_n^2 = E \Big[n_{AWGN}(n) \Big]^2 \Big]$$

Equation 6

Where:

G is defined in a similar manner to H with g.

$$E[w(n) \cdot \overline{V}^H] = \sigma_w^2 \cdot [h(L) \cdot h(0) \cdot h(-L)]$$

Equation 7

From Equation 6 Equation 7 and Equation 5, and after applying the Hermit operator we get the MMSE solution to be:

$$\overline{C} = R_w^{-1} \cdot \overline{R}_w = \begin{bmatrix} H \cdot H^H \cdot \sigma_w^2 + G \cdot G^H \cdot \sigma_s^2 \end{bmatrix}^4 \cdot \begin{bmatrix} h(L) \\ \cdot \\ h(0) \\ \cdot \\ \cdot \\ h(-L) \end{bmatrix} \cdot \sigma_w^2$$

Equation 8

Note that it is also possible to calculate c empirically.

One Possible Embodiment

One possible embodiment of the invention is as 8PSK / GMSK modulator for the Edge standard. Figure 5 presents a polar modulation ioop that employ Fractional-N Sigma Delta modulator at the phase path. The symbols generator generates the baseband Edge symbols. The Amplitude Phase Splitter, splits the baseband symbols to amplitude and phase paths. The phase path symbols are differentiated to produce the frequency symbols. The frequency symbols are divided by the reference frequency to produce the desired division ratio of the instantaneous frequency. The instantaneous frequency division ratio is passed through the pre-filter, and then to the Sigma Delta converter. The output of the sigma delta is added to the carrier division ratio and passed ad the division ratio serious to the PLL. The Fractional-N PLL modulates the phase to carrier frequency. The phase at the carrier frequency is fed into the PA that its gain is controlled by the output from the phase path, to produce the RF signal.




Figure 5: Polar Modulator for Edge Block Diagram

Components

The invention includes the following components (relates to Figure 1, Figure 3 and Figure 4):

- Linearized PLL model.
- PLL closed loop transfer function.
- Noise shaping filter.
- MMSE equalizer.

Linearized PLL Model

The linearized PLL model is described in detail in the section Linear Model for the System, and in Figure 3. In general it used to calculate the PLL closed loop transfer function that will enable calculating the desired pre-filter.

PLL Closed Loop Transfer Function

The PLL closed loop transfer function calculation is described in details in the section Linear Model for the System, and In Figure 3. In general it used to calculate the desired pre-filter that will cause the overall response of the instantaneous frequency to be flat in the desired range of frequencies.

Noise Shaping Filter

The noise shaping filter is described in detail in the section Pre-Filter Design and in Figure 4. In general it used to shape a high pass noise for frequencies above f₀, so that the MMSE equalizer response will be flat for frequencies below f₀, and low pass in nature for frequencies how or f₀.

MMSE Equalizer The MMSE equalizer is described in d will cause the overall response to be fla	etail in the section Pre-Filter Design and in Figure 4. In general it used to design a FIR filter that at for frequencies below f ₀ and low pass in nature for frequencies above f ₀ .
DATE:	SUPERVISOR:

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID

Approved for use through 06/30/2008, OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARMENT OF COMMERCE

Under the paperwork Reduction Act of 1995, no persons are required to respond to a coll n of Information unless if displays a valid OMB control number PETITION FOR EXTENSION OF TIME UNDER 37 CFR 1.136(a) Docket Number (Optional) MP1493-151668 (Fees pursuant to the Consolidated Appropriations Act, 2005 (H.R. 4818).) Application Number 10/734 117 Filed 12/15/2003 For A FILTER FOR A MODULATOR AND METHODS THEREOF Art Unit Examiner Freshteh N. Aghdam This is a request under the provisions of 37 CFR 1.136(a) to extend the period for filing a reply in the above identified application. The requested extension and fee are as follows (check time period desired and enter the appropriate fee below): Small Entity Fee One month (37 CFR 1.17(a)(1)) \$120 \$60 Two months (37 CFR 1,17(a)(2)) \$460 \$230 1050.00 Three months (37 CFR 1.17(a)(3)) \$1050 \$525 Four months (37 CFR 1.17(a)(4)) \$1640 \$820 Five months (37 CFR 1.17(a)(5)) \$2230 \$1115 Applicant claims small entity status, See 37 CFR 1.27 A check in the amount of the fee is enclosed. Payment by credit card. Form PTO-2038 is attached. The Director has already been authorized to charge fees in this application to a Deposit Account. The Director is hereby authorized to charge any fees which may be required, or credit any overpayment, to Deposit Account Number 500393 . Have enclosed a duplicate copy of this sheet. WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038. I am the applicant/inventor. assignee of record of the entire interest. See 37 CFR 3.71. Statement under 37 CFR 3.73(b) is enclosed (Form PTO/SB/96). x attorney or agent of record. Registration Number 35933 attorney or agent under 37 CFR 1.34. Registration number if acting under 37 CFR 1.34 /Kevin T. LeMond/ 06/12/2008 Signature Date Kevin T. LeMond (503) 222-9981 Typed or printed name Telephone Number NOTE: Signatures of all the inventors or assignees of record of the entire interest or their representative(s) are required. Submit multiple forms if more than one signature is required, see below. Total of

This collection of information is required by 37 CFR 1.136(a). The information is required to obtain or retain a benefit by the public which is to fic (and by the USPYO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 6 min OSP-10 by process par application. Londocreating is governed by 20 U.S.A. 122 and 37 C.P.K. 1.1 and 3.14. Has contented in some terminate to take it immunos complete, including againning, propaging, and submitting the completed application from the IUSP-10 Time will saving departing upon the individual case. Any commerce or the amount of time you require to complete the form and/of suggestions for reducing this burden, should be sent to the Child Information Officer, U.S. Peterla and Tacharani Chile, U.S. Department of Commerce, P.O. 100, 4100, Alexandisi, V.A. 2231-1450, O. DON'O SERVI PEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

forms are submitted.

Electronic Patent Application Fee Transmittal							
Application Number:	107	34117					
Filing Date:	15-0	Dec-2003					
Title of Invention: Filter for a modulator and methods thereof							
First Named Inventor/Applicant Name:	Dan	iel Yellin					
Filer:	Kev	in T. LeMond/En	oy Lawless				
Attorney Docket Number:	P1493 151668						
Filed as Large Entity							
Utility Filing Fees							
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)		
Basic Filing:							
Pages:				*****			
Claims:							
Miscellaneous-Filing:					11000		
Petition:							
Patent-Appeals-and-Interference:							
Post-Allowance-and-Post-Issuance:							
Extension-of-Time:							
Extension - 3 months with \$0 paid		1253	1	1050	1050		

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				,
	Tota	al in USD	(\$)	1050

Exhibit C

INTEL U.S. PATENT APPLICATION FILE REQUEST FORM CONFIDENTIAL COMPLETE AND RETURN FORM TO INTEL PATENT DATABASE GROUP WITHIN 2 DAYS. Date Opened: 07/14/2003 Return File To: EPL&C TO BE FILED BY Matter#: P17450 Intel Grp Atty: KMS/INTEL Work Atty: EPL&C Matter Status: IN PROCESS TYPE OF INTEL PATENT APPLICATION FILE *Patent: UNIIty Reissue Reexam CPA (C) CIP (X) Divisional (D) Tifle of File: APPARATUS AND METHOD TO DESIGN DIGITAL PRE-FILTER FOR SIGMA-DELTA FRACTIONAL-N MODULATOR INTEL DISCLOSURE AND FOREIGN FILING INFORMATION *Disclosure number(s): 30537 *Product/Process: 3-POINT, MILLERCREEK, AHWATUKEE Intel Committee: WIRELESS COMMUNICATIONS & CO Intel Group: WCCG Intel Division: PCG Foreign Filing: SELECTED Direct: TW; MY National Phase; PCT; DE; GB; HR; NL; GN P17450 (30537) OPENED AND ASSIGNED TO EPLSC PER CASE ASSIGNMENTS FROM JB 7/10/03 -CP. Notes: INTEL ABSTRACT CODES (Check One or More) (C6E) (C6E) (C6G) ucara (CZ/Q (AEO) (CSC)

(CSS)

continued next page..

INTEL U.S. PATENT APPLICATION FILE REQUEST FORM

COMPLETE AND RETURN FORM TO INTEL PATENT DATABASE GROUP WITHIN 2 DAYS.

CONFIDENTIAL

Date Opened:

Return File To: EPL&C

TO BE FILED BY

Matter #: P17450

Intel Grp Atty: KMS/INTEL Work Atty: EPL&C

Matter Status: IN PROCESS

TYPE OF INTEL PATENT APPLICATION FILE

*Patent: Utility

Notos:

Reissue Reexam CPA (C) CIP (X)

Divisional (D)

Design Tille of File: APPARATUS AND METHOD TO DESIGN DIGITAL PRE-FILTER FOR SIGMA-DELTA FRACTIONAL-N MODULATOR

INTEL DISCLOSURE AND FOREIGN FILING INFORMATION

*Disclosure number(s): 36537

*Product/Process: 3-POINT, MILLERCREEK, AHWATUKEE

Intel Committee: WIRELESS COMMUNICATIONS & CO

Intel Group: WCCG

Intel Division: PCG

Foreign Filing: SELECTED Direct: TW; MY

National Phase: PCT; DE; GB; HK; NL; CN

P17450 (30537) OPENED AND ASSIGNED TO EPL&C PER CASE ASSIGNMENTS FROM JB 7/10/03 -CP. MATEL ADOTDACT CODED (Ob -- I- O- - -- II)

INTEL ABSTRACT CODES (Check One or More)						
_PROCESS (C1)		Euros Insul/Outox Dovices	(050)	General Circuit	(C14)	
_N or P MOS	IC1A)	Protocolit;P12 letertacion	ICSCI	Perisocals	(C1S)	
Equipment.	(C18)	Addeo/Mobiolier Units	(C50)	ROM	(Csta	
CMOS	(C1C)	Numero	(CSE)	Threing Clocks	(C17)	
Contacts	(C:D)	_Wdea/Graphics	(CSF)	Powind Renalistics	ICID	
Resh	(CIE)	_Cacholmonory Herestul	iCSG)	_Newton	(C18)	
Gate ant SOS	(CIF)	Nomery/Virtual Memory	(0.03	PLO		
Circuit of present	Corco	_Manary Management/	(C5H)	_Compression/Decompression	(C20)	
isolation tripals for:	(C1H)	Protoction/Addressing	(00.0	Video/Gracitics/Aprilio (C22)	(OLI)	
· BICHOS	(C:D)	IndirectionStret. Decoding/	ICSN	Ngorina	(C22A)	
_Antihythy/Torting	(C1A)	Marocoding/Sequencing/	(00)	_ System	(C22E)	
	(C1K)	Microurocommed Convol		_ Senor	(C22C)	
_Motal	(CIL)	PholosParatefore	(CSJ)	Colica	(C25C)	
_Poly allicon	(CIM)	Clocking/Clock Generatory	(CSX)	_30***	(CSSE)	
Passivation	(CIN)	Clack Musinfestion	(cen)	_ Display	(CZZE)	
Masking/Routel	icio	Addressland/Addresslan	(CSL)	Graphics Device	(C22F)	
_ Describion	(CIP)	Wales	(Cac)	Graphics Univen	(G226)	
_krojanta fon	(C1O)	_Vestor Processing	(CSM)	- loss edebates	(0.63)	
ORAMs (C2)	(C.C)	Rooking/Fire/Fracks	(CSN)	Viduo Teleconicratcing	(C24)	
Serge prop	CEN	nogatapreposacio		_Comments for	(C25)	
_SRAMs (C3)	(CD)	initialization/Testing/	(CSO)	Software (C2b)		
Sonsa arca	(G3A)		(CSP)	_ Graptics	(C26A)	
_EPROMS (C4)	(0.00)	Dubugging PronomPronom Cartrol		Ausio	(C200)	
_Polentel	(C/A)	Program/regram Control Manual/Status/Fourts	(C3O)	Complex	(C26C)	
Victorial	(040)			Doarting System	(C2ED)	
Post	(66)	Dataplacu		_ Drivers	(C26E)	
	(C4C)	RSC	(CSR)	_ Other	(CZGP)	
u	(C(D)	_Redendancy	(C5S)	_ IAL (C27)		
_Sensy amp Solid-State disk	(c/s)	SYSTIEMS (C6)		Intervel/WWW Applications	(CZZA)	
	(C(F)	Box	(CEV)	_ Jours Applice.	(0276)	
	(C(G)	Supercomputers (parallel	(C6B)	Uper latertages Consumor	(C27C)	
Multibit Cell	(CHH)	nukliprocessors)		Appliances Potable	(C270)	
Recundancy	(04)	_Complem	(CGC)	_ Curpeling	(C27E)	
_Bading	(C4J)	Yout Equipment (ICE)	(CGD)	Cornellon (C2t)		
Virite Automotion	(C4Q	BIOS	(CSE)	Java Compleys	(C28A)	
Minicard	(C4L)	PCMCVA (N.b. remorable	(CsF)	Java Jost In-Time	102980	
Comera	(C4M)	functionally cards, i.u.,		MS4 Corrollors	(C28C)	
FIVM	(C4N)	teoricry, modern, retweek,		Optimization	(C28C)	
Plasteze Hub (PWH)	(C(O)	(40.)		Clearity (C2R)	4	
Society		Magnatics (bebble	(CI)	New Locks Parelly	(CONA)	
Smell Block	(C(Q)	morroriosi		Data Path	(0268)	
PDI	(C4R)	Buffors	(CIO	Chloseia (CSVI)	(omas)	
lsioface	(C4S)	_Packaging@founting/	(CS)	Namoy Control	(C30A)	
Connector	(C(T)	Cornector		Bridalen	(C306)	
_ Coll Phone	(C+U)		IC105	Firmware Hub	(C30C)	
Charge Fump	(C(V)	_Keyral	(CII)		(0000)	
Audio	(C4W)	- Miscella pepus	(C12)	_ Circula	(C31A)	
_ Microspossor	(Ct)	General Memories	(C(3)	Loyari	(0318)	
Emboddod	(USA)	Redundancy	IC13AV	Lorie	(C31C)	
	44	_Fambus-compatitle	(C138)	Logic Validatos/Total	(0310)	
			10.00)	_ Low Power	(0316)	

continued next page...

^{*}Mandatory for original patent application. File will not be opened unless mandatory information is provided.

Rev. 16, 5/02

**** Wireless Disclosure—Submit to WIRELESS Communications Comm

30537

ATTORNEY-CLIENT PRIVILEGED COMMUNICATION located at http://legal.intel.com/patent/index.htm

RESUBMIT

DATE:13 May 2003

WIRELESS/WCCG/PCG

It is important to provide accurate and detailed information on this form. The information will be used to evaluate your invention for possible filling as a patent application. Invention Disclosure forms MUST be sent electronically via small to your manager/supervisor who should then forward with their approval to our small account "Invention disclosure submission." If you have any questions, please call 8-264-0444,

Last Name: Yellin	First Name: Daniel	First Name; Daniel	
Intel Phone Number: 972-3-9207187	Intel Fax Number:972-3	Intel Fax Number:972-3-9207509	
E-mail address: Daniel, Yellin@intel.com	***************************************		Mailstop: IPTK 2.5N WWID: 10787418
Citizenship:Israel	Are you a contractor?	Yes:	No:X
Home Address: 71 Herzel St.			
City: Reanana	State:	Zip:	Country: Israel
Corporate Level Group: WCCG	Division: PCG		Subdivision: CRRL
Supervisor:Doron Rainish	WWID: 10787298	M/8:	Phone #: 972-3-9207229

Last Name: Pick	First Name: Kobby		M.I.	
Intel Phone Number: 972-3-9207391	Intel Fax Number: 972-	Intel Fax Number: 972-3-9207509		
E-mail address: Kobby.Pick@intel.com				
Citizenship: -	Are you a contractor?	Yes:	No: X	
Home Address: 43/2 Emak Haela St.				
City: Modin	State:	Zip: 71700	Country: Israel	
Corporate Level Group: WCCG	Division: PCG		Subdivision; CRRL	
Supervisor, Daniel Yellin	WWID: 10787418	M/S:	Phone #: 972-3-9207187	

(PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR)

0.774 (1)
2. Title of Invention:
Apparatus and Method to Design Digital Pre-Filter for Sigma-Delta Fractional-N Modulator
The state of the s

3. What technology/product/process (code name) does your invention relate to (be specific if you can) 3-Point. Millercreek, Ahwatukee

 Include several key words to describe the technology area of the invention in addition to # 3 above: Polar 8PSK/SMSK Modulator, Sigma Delta Converter, Fractional-N PLL

Stage of development (i.e. % complete, simulations done, test chips if any, etc.):
 % complete

6a. Has a description of your invention been (or planned to be) published outside of Intel: No

If YES, was the manuscript submitted for pre-publication approval through the Author Incentive Program:

If YES, please identify the publication and the date published:

If YES, date it was sold or will be sold: According to 3-Point, Millercreek, Ahwatukee schedules
6c. Does this invention relate to technology that is or will be covered by a SIG (special interest group)/standard or specification?
If YES, name of StG/standard/specification:
6d. If the invention is embodied in a semiconductor device, actual or anticipated date of lapeout? According to 3-Point, Millercreek, Ahwatukes schedules
6e. If the invention is software, actual or anticipated date of any beta tests outside intel:
7 Was the invention conselled as constructed in selled and
7. Was the invention conceived or constructed in collaboration with anyone other than an Intel blue badge employee or in performance of a project involving entitles other than Intel (e.g. government, other companies, universities of consortia)? No If YES, name of individual or entity.
YES:

Name of individual or entity:
 Is this invention related to any other invention disclosure that you have recently submitted? If so, please give the title and inventors;

8b. Has your invention been used/sold or planned to be used/sold by Intel or others? Yes

Rev. 16, 5/02

References

- [S1] M. H. Perrot and M. D. Trott, "A Modeling Approach for Σ-Δ Fractional-N Frequency Synthesizers Allowing Straightforward Noise Analysis", IEEE Journal of Solid-State Circuits, Vol. 37, pp 1028-1038, August 2002.
- [S2] Patent 6,008,703: M.H. Perrott, "Digital Compensation for Wideband Modulation of Phase-Locked-Loop Frequency Synthesizer".

Background

Fractional N sigma-dolts modulation is gaining significant interest in the cellular industry as this is a very cost-effective architecture for the transmission path of digitally modulated signals. In fact, all flures GSM/GPRS/EDGE chipses that we investigated employ this technology (3 different vondors)! The key Idea is to employ polar modulation, i.e. to separate the signal into its instantaneous amplitude and plausaffrequency components (rather than to the classical 1 & Q components), and modulate these components independently. While the emplitude path uses some sort of plain AM modulation technique, the phase path uses the VLL sate by passe modulator. As explained in [NI]+[S2], the key difficulty with this approach is that the PLL bandwidth must be quite to the thin accordance of the proposed in [S2] is to use a pre-emphasis filter that one duted handwidth of the Tx signals' instantaneous phaseffrequency. Therefore, the solution proposed in [S2] is to use a pre-emphasis filter that out to be a key aspect in the design of this Tx path, yet the opposals in [S2]—e.e. Column 10 lines 62:1] is to employ inverse filtering to the linearized response of the PLL. In this disclosure we address methods and apparatus to design this pre-emphasis before, and possibly by udulgist Indeptively. Our approach provides the following advantages.

- Implementation complexity inverse filtering yields a high-order IIR which suffers from stability problems whereas with our
 approach we are able to utilize an FIR which is always stablel and often can be operated at much lower sampling rates and with
 fewer bits (i.e. smaller word length).
- Califoration mechanisms conventional practice requires calibration mechanisms in order to very accurately calibrate the PLL to
 the pre-defined pre-emphasis filters, whereas with our approach it is possible to avoid finese calibration mechanisms and adjust the
 digital pre-filter to match the amalog PLL (and not visc-versa). This is impossible to achieve with the conventional practice
 because of the need to guarantee stability of the IIR pre-filter (without calibration, some PLL's will simply not generate stable
 inverse filters).
- FIR pre-filtering lends itself naturally into an adaptive mechanism that can be used to track voltage/tempretaure/aging, etc, variations of the PLL, and again simplify and improve the design.
- Rather than just invert the PLL's transfer function, with our approach it is possible to take the PLL impairments (e.g. phase noises)
 into account and design the pre-filter (we may choose to design either an FIR or an IIR) under various optimization criteria (e.g.
 special cleanliness at the output)—thus with our approach it is possible to better follerate the different PLL immairments.

General Description

A general block diagram of the system is presented in Figure 1:




Figure 1: Fractional-N SD Modulator Block Diagram

As explained above, this patent application is about designing the pre-filter "C". In order that the instantaneous signal (w), be transferred to the VCO input (y) with minimal distortion, the overall response from w to y should be close to flat. In order to decide what is the optimal pre-filter to use, one often takes the following store.

Build a linear model for the PLL of Figure 1 (e.g. according to [1]), and calculate the transfer function from x to y in Figure 1.
 Denote this transfer function by H(w).

Design a pre-filter such that the overall response from w to y will be flat in the desired frequency range, and low pass in nature above those frequencies (the reason for the low-pass nature is for the purpose of amenating the quantization noise generated by the Signa-Delta block).

The conventional practice is simply to choose

$$C(w) = H(w)^{-1}$$

which yields a complex IIR fliter and oftea requires adding poles/zeros to C(w) to guarantee its low-pass nature above a certain frequency (there is no point to invert the PLL response in those region where there is no significant frequency component of the TX signal) and/or to stabilize C(w) [52]. Note that this inverse fibering is quite problematic, as H(w) is very narrow-band, hence its inverse is a filter with extremely large gain.

Batch (off-line) processing

Our proposal for off-line processing composes of the following steps.

- 1. Build a linear model for the PLL (e.g. according to [S1]).
- 2. Add the various impairments, e.g. phase noises, of the different PLL components (Optional step).
- 3. Decide on a topology for C (e.g. an FIR of order p, an IIR of orders (p,q), etc).
- 4. Calculate C(w) to minimize a pre-defined cost-function so that the overall cost is minimized, i.e.

$$C(w) = ArgMin_{C(w)} \{Cost(W, Y)\}$$

In one embodiment, the cost could be the mean square error (MSE), i.e.

$$Cost(W, Y) = E\{|W(t) - Y(t)|^2\}$$

or a weighted MSE in the frequency domain (e.g. to give more weight to those frequencies where spectral closuliness is more important),

$$Cost(W,Y) = E\{ \int P(w) |W(w) - Y(w)|^2 dw \}$$

where P(w) is a user-defined, positive, weight function.

Rev. 16, 5/02

It should be noted that these particular costs can be easily minimized using equalization theory, as is detailed in the Appondix. In other embodiments, other cost functions may be utilized e.g. those that measure spectral elemnliness of the overall TX signal. We note that for the particular MSE cost functions, Step 2 above is redundant when all impairments can be represented as additive additional to the MSE or weighted MSE cost functions. Step 2 above is redundant when all impairments can be represented as additive singular ments on the MSE or weighted MSE on the contribution of these additive impairments to the MSE or weighted M

If the pre-filter is chosen to be an FIR, then it avoids all stability problems (that are encountered with an IIR implementation) that often also influence the fixed-point arithmetic involved (i.e. FIR often requires fewer bits).

Also, since we can easily re-calculate the FIR per any value of the PLL parameters (and its stability is guaranteed), it may avoid the need to relibration entendantsms, while with the IIR approach it is common that people need to "hand-craft" an IIR to a specific setting [52] - hence the PLL should be calibrated to that specific setting.

Adaptive (on-line) processing

There are numerous approaches that can be followed here, they all require some sort of feedback from the VCO input, output (or further away e.g. the atternal) to close the loop. Then, a variety of methods similar to adaptive equalization techniques could be employed. Below is one preferred embodiment. As can be seen, the VCO input and the




Figure 2: Adaptive Pre-Filtering approach - one embodiment

As can be seen, the input to the pre-emphasis filter is composed to the VCO input (after digitization), and accordingly the pre-filter is adapted. Thus, any impairments, offices, drifts, etc of the analog portion of the PLL would drive the pre-filter values to that setting value that minimizes the pre-specified adaptive mechanism cost function (again as MSE cost could be one option). Hence potentially avoiding the need for complex analog measurement & calibration mechanisms, as any variations would be compensated for by the adaptive algorithm.

Appendix

Linear Model for the System

We will make the linear approximation to the system in the phase domain. The system include several elements that are non-linear:

1. Phase detector.

- 2. Frequency divider.
- The phase detector could be approximated for small phase differences (when the loop is "locked"), simply by the phase difference between the reference signal and the divider output.
 - The frequency divider linear model could be derived using the following steps:
 - The division x(t)/N(t) could be broken by the Taylor serious approximation into:
 - X(t)/(Nnominal+dN(t))=~x(t)/Nnominal(1-dN(t)) which replaces division by multiplication.
 - o Further approximation could be made to achieve full linearization.

The result full linear model of Figure 1 is presented in the following figure:




Figure 3: Linearized PLL Block Diagram

The transfer function from x to y is: $\frac{Y(s)}{X(s)} = \frac{\left(K_{\nu} / N\right) \cdot H(s) / s}{1 + \left(K_{\nu} / N\right) \cdot H(s) / s}$

Equation 1

Pre-Filter Design

In order that no significant frequency and phase distortion will occur, the overall transfer function from w to y should be of 0 dB gain up to frequency 6, and linear phase in that range. In order for the above condition to happen, we need that transfer function from w to x up to 6, to be

$$\frac{X(s)}{W(s)} = \frac{1 + \left(K_{V} / N\right) \cdot H(s) / s}{\left(K_{V} / N\right) \cdot H(s) / s}, s = j \cdot 2 \cdot \pi \cdot f, f < f_{0}$$

Equation 2

If we implement is in a straightforward manaer as the inverse IIR to Y(s)/X(s), we will run into the following problems:

The inverse IIR forces adding zeros and poles in order to stabilize the pro-filter:

The pre-filter frequency response at frequencies above for should have low pass nature, and should decline as fast as possible in
order not to force the Signa Delta to be in saturation, and not to increase the quantization noise, as a result of that, additional
poles or filter that will attenuate the frequencies above for.

Rev. 16, 5/02

- The order of the pre-filter could not be a design parameter, but should have a one to one relation to the order of the closed loop transfer function.
- · Another aspect of the problem is that we want to reduce the sampling rate of the pre-filter as much as possible from current consumption aspects.

As a result from the above reasons we applied a FIR MMSE equalizer, that its fundamentals are taken from the communication theory. We will now derive the MMSE equalizer for the above problem. The system model is described is the following figure:




Figure 4: Equalizer Block Diagram

Where:

w - the input signal.

w_hut - the restored input signal.

h - is the impulse response of STF(z)

STF(z) = Y(z)/X(z) as the Bi-Linear transform of Y(s)/X(s)

n_AWGN - is additive white Gaussian noise. g - is the shaping filter of the noise.

c - the desired equalizer FIR filter.

Our aim is to find a FIR filter C, that will minimize the mean square error that is defined as: $e = w(n) - \hat{w}(n)$

Equation 3

Where: $\hat{w}(n) = \overrightarrow{C}^H \cdot \overrightarrow{V}$

$$w(n) = C^n \cdot V$$

$$\overline{V} = H \cdot \overline{W} + \overline{N}$$

$$H = \begin{bmatrix} h(M+L) & h(L) & h(-M+L) \\ h(M) & h(0) & h(-M) \\ h(M-L) & h(n-(L-1)) & h(-M-L) \end{bmatrix}_{(\mathbb{R}^{2L+1) p(2M+1)}}$$

$$\overline{W} = \begin{bmatrix} w(n-M) \\ w(n) \\ w(n+M) \end{bmatrix}_{(\mathbb{R}^{2M+1) p(1)}}$$

$$\overline{N} = \begin{bmatrix} n(n+L) \\ n(n) \end{bmatrix}$$

Rev. 16, 5/62 Equation 4

Where:

2xM+I - is assumed to be the impulse response of STF(z) length,

2xL+1 - is assumed to be the equalizer length.

N – is the AWGN noise after passing it through filter g, g is selected to be a high pass filter with cutoff above f₀, so that the equalizer response at high frequencies will be attenuated.

We make the following assumptions:

1. From the no correlation between the error and the observations: $E\{e(n) \cdot \overline{V}^H\} = \overline{0}^H$

3.
$$E\{w(n) \cdot w(n+k)^*\} = \begin{cases} \sigma_w^2, k=0 \\ 0, k=0 \end{cases}$$

4.
$$E\{n(n) \cdot n(n+k)^*\} = \begin{cases} \sigma_n^2, k = 0 \\ 0, k \neq 0 \end{cases}$$

From assumption 1 it follows that: $E\{w(n) \cdot \overline{V}^H\} = E\{\hat{w}(n) \cdot \overline{V}^H\}$

Equation 5

After substitution of Equation 4 into Equation 5 we get:

Equation 6

Where:

G is defined in a similar manner to H with g.

 $E\{w(n)\cdot \overline{V}^H\} = \sigma_w^2 \cdot [h(L) \cdot h(0) \cdot h(-L)]$

Equation 7

From Equation 6 Equation 7 and Equation 5, and after applying the Hermit operator we get the MMSE solution to be:

$$\overline{C} = R_w^{-1} \cdot \overline{R}_w = \left[H \cdot H^H \cdot \sigma_w^2 + G \cdot G^H \cdot \sigma_a^2 \right]^{-1} \cdot \begin{bmatrix} h(L) \\ h(0) \end{bmatrix} \cdot \sigma$$


$$h(-L)$$

Equation 8

Note that it is also possible to calculate a empirically

One Possible Embodiment

One possible embodiment of the invention is as SPSK (JMSK modulator for the Edge standard, Figure 5 presents a polar modulation loop that onapply Practional-N Signs Delta modulation of the the polar spectrum of the product of the product of the product of the present or generates the baseband Edge symbols. The Amplitude Phase Spitter, splits the baseband symbols to amplitude and phase paths. The phase put symbols are difficult and phase paths. The phase put symbols are difficult of the instantaneous frequency symbols. The frequency symbols are divided by the reference of produce the desired divided of the instantaneous frequency. The instantaneous frequency divided are sufficiently of the instantaneous frequency. The instantaneous frequency divided are sufficiently of the signs and delta is deded to the carrier divided not not one passes of the one of the control of the phase to carrier frequency. The phase at the carrier frequency is fed into the PA that its gain is controlled by the output of the signs hase pass to produce the RF significant.



Pigure 5; Polar Modulator for Edge Block Diagram

Components

The invention includes the following components (relates to Figure 1, Figure 3 and Figure 4): · Linearized PLL model.

- PLL closed loop transfer function.
- - Noise shaping filter.
- MMSE equalizer.

Linearized PLL Model

The linearized PLL model is described in detail in the section Linear Model for the System, and in Figure 3. In general it used to calculate the PLL closed loop transfer function that will enable calculating the desired pre-filter.

PLL Closed Loop Transfer Function

The PLL closed loop transfer function calculation is described in details in the section Linear Model for the System, and in Figure 3. In general it used to calculate the desired pre-filter that will cause the overall response of the instantaneous frequency to be flat in the desired range of frequencies.

Noise Shaping Filter

The noise shaping filter is described in detail in the section Pre-Filter Design and in Figure 4. In general it used to shape a high pass noise for frequencies above fo, so that the MMSE equalizer response will be flat for frequencies below fo, and low pass in nature for frequencies above for

Rev. 16, 5/02 MMSE Equalizer

The MASSE equitaries is described in detail in the section Pre-Filter Design and in Figure 4. In general it used to design a FIR filter that will cause the overall response to be flat for frequencies below f₆, and low pass in nature for frequencies above f₆.

Invention Additional information

1. Describe in detail what the components of the invention are and how the invention works.

The component of the invention are described in Figure 6, and comprises:

Polar loop Tx path composed of a Frac-N Sigma Delta modulator, Cartesian to polar coordinate transformer and PA.




Figure 6: Polar Loop Tx - General Block Diagram

The Prac-N Sigma Delta modulator is composed of: Pre-Filter, Sigma Delta converter and a Frac-N PLL with programmable division ratio (for details refer to Figure 1).

- Describe advantage(s) of your invention over what is currently being done.
- This pre-emphasis filter turns out to be a key aspect in the design of this Tx path, yet the proposal in [S2 e.g., Column 10 lines 6-21] is to employ inverse filtering to the linearized response of the FIL. In this disclosure we address methods and apparatus to design this pre-emphasis better, and possibly to adjust a darphrey. Our approach provides the following advantages.
 - Implementation complexity inverse filtering yields a high-order IIR which suffers from stability problems whereas with our opproach we are able to utilize an FIR which is always stable! and often can be operated at much lower sampling rates and with fewer bits (i.e. smaller word length).
- Calibration mechanisms conventional practice requires calibration mechanisms in order to very accurately calibrate the PLL to
 the pre-defined pro-emphasis filters, whereas with our approach it is possible to avoid these calibration mechanisms and adjust the
 slightly pre-filter to match the gangley PLL (and not viso-versa). This is impossible to achieve with the conventional practice
 because of the need to guarantee stability of the IIR pro-filter (without calibration, some PLL's will simply not generate stable
 inverse filters).
- FIR pre-filtering leads itself naturally into an adaptive mechanism that can be used to track voltage/tempretaure/aging, etc, variations of the PLL, and again simplify and improve the design.
- Rather than just invert the PLL's transfer function, with our approach it is possible to take the PLL impairments (e.g. phase noises)
 into account and design the pre-filter (was may choose to design other an FIR or an IR) under various optimization criteria (e.g.
 specural cleanliness at the output)— thus withour approach it is possible to belter tolerate the different PLL impairments.
- You MUST include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm.

Figure 1, Figure 2 and Figure 6 gives a description of how the invention works.

- Value of your invention to Intel (how will it be used?).
- It may be used in Intel's GSM/GPRS/EGPRS RF products.
- Explain how your invention is novel. If the technology itself is not new, explain what makes it different.

The invention is novel in the sense that a different pre-filtering approach is used. It allows simpler pre-filtering and does not require accurate calibration mechanisms as are required in the prior art.

Identify the closest or most pertinent prior art that you are aware of.
 Reference [S2], is the closest prior art that we are aware of.

Rev. 16, 5/02

7. Who is likely to want to use this invention or infringe the patent if one is obtained and how would infringement be detected?
The parties that may my to infringe the patent are the companies that deal with RP communication:

Inc parties that may try to infringe the patent are the companies that deal with RP communication: Motorola, RFMD, ADI and others.

HAVE YOUR SUPERVISOR READ AND FORWARD IT ELECTRONICALLY VIA E-MAIL TO "INVENTION DISCLOSURE SUBMISSION"

DATE:	SUPERVISOR:		·
BY APPROVING, I (SUPE DISCLOSE	RVISOR) ACKNOWLEDGE THAT I HA	VE READ AND UN ONORARIUM BE P	DERSTAND THIS